منابع مشابه
Core Multiplication 1 Running Head : CORE MULTIPLICATION Core Multiplication in Childhood
A dedicated, non-symbolic, system yielding imprecise representations of large quantities (Approximate Number System, or ANS) has been shown to support arithmetic calculations of addition and subtraction. In the present study, 5-7-year-old children without formal schooling in multiplication and division were given a task requiring a scalar transformation of large approximate numerosities, presen...
متن کاملMatrix Multiplication Parallelization on a Many-Core Platform
This paper introduces an approach to analyze the power and energy consumption of a many-core system. The investigation has been done by using the Intel SCC system as an experimental platform. The approach is to collect the time and power profiling of an executing application on the Intel SCC system. And then, we find the total energy consumed for the entire execution. We studied the effects of ...
متن کاملHighly-Parallel Montgomery Multiplication for Multi-Core General-Purpose Microprocessors
Popular public key algorithms such as RSA and Di e-Hellman key exchange, and more advanced cryptographic schemes such as Paillier's and Damgård-Jurik's algorithms (with applications in private information retrieval), require e cient modular multiplication with large integers of size at least 1024 bits. Montgomery multiplication algorithm has proven successful for modular multiplication of large...
متن کاملAccelerating Sparse Matrix Vector Multiplication on Many-Core GPUs
Many-core GPUs provide high computing ability and substantial bandwidth; however, optimizing irregular applications like SpMV on GPUs becomes a difficult but meaningful task. In this paper, we propose a novel method to improve the performance of SpMV on GPUs. A new storage format called HYB-R is proposed to exploit GPU architecture more efficiently. The COO portion of the matrix is partitioned ...
متن کاملOptimized Dense Matrix Multiplication on a Many-Core Architecture
Traditional parallel programming methodologies for improving performance assume cache-based parallel systems. However, new architectures, like the IBM Cyclops-64 (C64), belong to a new set of manycore-on-a-chip systems with a software managed memory hierarchy. New programming and compiling methodologies are required to fully exploit the potential of this new class of architectures. In this pape...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Cognition
سال: 2010
ISSN: 0010-0277
DOI: 10.1016/j.cognition.2010.05.003